Designing Reliable and Efficient Networks on Chips

Developing NoC based interconnect tailored to a particular application domain, satisfying the application performance constraints with minimum power-area overhead is a major challenge. With technology scaling, as the geometries of on-chip devices reach the physical limits of operation, another impor...

Full description

Bibliographic Details
Main Author: Murali, Srinivasan. (Author)
Corporate Author: SpringerLink (Online service)
Format: Electronic
Language:English
Published: Dordrecht : Springer Netherlands, 2009.
Series:Lecture Notes in Electrical Engineering, 34
Subjects:
Online Access:https://ezaccess.library.uitm.edu.my/login?url=http://dx.doi.org/10.1007/978-1-4020-9757-7
LEADER 02138nam a22004455i 4500
001 5323
003 DE-He213
005 20130725191858.0
007 cr nn 008mamaa
008 100301s2009 ne | s |||| 0|eng d
020 # # |a 9781402097577  |9 978-1-4020-9757-7 
024 7 # |a 10.1007/978-1-4020-9757-7  |2 doi 
050 # 4 |a TK7888.4 
072 # 7 |a TJFC  |2 bicssc 
072 # 7 |a TEC008010  |2 bisacsh 
082 0 4 |a 621.3815  |2 23 
100 1 # |a Murali, Srinivasan.  |e author. 
245 1 0 |a Designing Reliable and Efficient Networks on Chips  |c by Srinivasan Murali.  |h [electronic resource] / 
264 # 1 |a Dordrecht :  |b Springer Netherlands,  |c 2009. 
300 # # |b online resource. 
336 # # |a text  |b txt  |2 rdacontent 
337 # # |a computer  |b c  |2 rdamedia 
338 # # |a online resource  |b cr  |2 rdacarrier 
347 # # |a text file  |b PDF  |2 rda 
490 1 # |a Lecture Notes in Electrical Engineering,  |v 34  |x 1876-1100 ; 
520 # # |a Developing NoC based interconnect tailored to a particular application domain, satisfying the application performance constraints with minimum power-area overhead is a major challenge. With technology scaling, as the geometries of on-chip devices reach the physical limits of operation, another important design challenge for NoCs will be to provide dynamic (run-time) support against permanent and intermittent faults that can occur in the system. The purpose of Designing Reliable and Efficient Networks on Chips is to provide state-of-the-art methods to solve some of the most important and time-intensive problems encountered during NoC design. 
650 # 0 |a Engineering. 
650 # 0 |a Computer science. 
650 # 0 |a Systems engineering. 
650 1 4 |a Engineering. 
650 2 4 |a Circuits and Systems. 
650 2 4 |a Processor Architectures. 
710 2 # |a SpringerLink (Online service) 
773 0 # |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9781402097560 
830 # 0 |a Lecture Notes in Electrical Engineering,  |v 34  |x 1876-1100 ; 
856 4 0 |u https://ezaccess.library.uitm.edu.my/login?url=http://dx.doi.org/10.1007/978-1-4020-9757-7 
912 # # |a ZDB-2-ENG 
950 # # |a Engineering (Springer-11647)