Timing Optimization Through Clock Skew Scheduling

Timing Optimization Through Clock Skew Scheduling focuses on optimizing the timing of large scale, high performance, digital synchronous systems. A particular emphasis is placed on algorithms for non-zero clock skew scheduling to improve the performance and reliability of VLSI circuits. This researc...

Full description

Bibliographic Details
Corporate Author: SpringerLink (Online service)
Other Authors: Kourtev, Ivan S. (Editor), Taskin, Baris. (Editor), Friedman, Eby G. (Editor)
Format: Electronic
Language:English
Published: Boston, MA : Springer US, 2009.
Subjects:
Online Access:https://ezaccess.library.uitm.edu.my/login?url=http://dx.doi.org/10.1007/978-0-387-71056-3
LEADER 03369nam a22004935i 4500
001 4454
003 DE-He213
005 20130725190327.0
007 cr nn 008mamaa
008 100301s2009 xxu| s |||| 0|eng d
020 # # |a 9780387710563  |9 978-0-387-71056-3 
024 7 # |a 10.1007/978-0-387-71056-3  |2 doi 
050 # 4 |a TK7888.4 
072 # 7 |a TJFC  |2 bicssc 
072 # 7 |a TEC008010  |2 bisacsh 
082 0 4 |a 621.3815  |2 23 
100 1 # |a Kourtev, Ivan S.  |e editor. 
245 1 0 |a Timing Optimization Through Clock Skew Scheduling  |c edited by Ivan S. Kourtev, Baris Taskin, Eby G. Friedman.  |h [electronic resource] / 
264 # 1 |a Boston, MA :  |b Springer US,  |c 2009. 
300 # # |b online resource. 
336 # # |a text  |b txt  |2 rdacontent 
337 # # |a computer  |b c  |2 rdamedia 
338 # # |a online resource  |b cr  |2 rdacarrier 
347 # # |a text file  |b PDF  |2 rda 
505 0 # |a Introduction -- VLSI Systems -- Signal Delay in VLSI Systems -- Timing Properties of Synchronous Systems -- Clock Skew Scheduling and Clock Tree Synthesis -- Clock Skew Scheduling of Level-Sensitive Circuits -- Clock Skew Scheduling for Improved Reliability -- Delay Insertion and Clock Skew Scheduling -- Practical Considerations -- Clock Skew Scheduling in Rotary Clocking Technology -- Experimental Results -- Conclusions. 
520 # # |a Timing Optimization Through Clock Skew Scheduling focuses on optimizing the timing of large scale, high performance, digital synchronous systems. A particular emphasis is placed on algorithms for non-zero clock skew scheduling to improve the performance and reliability of VLSI circuits. This research monograph answers the need for a broad introduction to state-of-the-art clock skew scheduling algorithms from a circuit, graph, and mathematical optimization background. A detailed description of clock skew scheduling application on edge-triggered and level-sensitive circuits, synchronized with single and multi-phase clocking schemes, and formulated as linear programming (LP) and quadratic programming (QP) formulations are provided along with an analysis of optimal computer solution techniques. Theoretical limits of improvement in clock frequency through clock skew scheduling are highlighted. Hints and a preliminary implementation of a parallel skew scheduling application are also included. Timing Optimization Through Clock Skew Scheduling contains sufficient detail for the advanced CAD algorithm developer, researcher and graduate student. Furthermore, with the material provided on timing properties and optimization, those readers with less background can also benefit from this book. 
650 # 0 |a Engineering. 
650 # 0 |a Computer aided design. 
650 # 0 |a Electronics. 
650 # 0 |a Systems engineering. 
650 1 4 |a Engineering. 
650 2 4 |a Circuits and Systems. 
650 2 4 |a Computer-Aided Engineering (CAD, CAE) and Design. 
650 2 4 |a Electronics and Microelectronics, Instrumentation. 
650 2 4 |a Electronic and Computer Engineering. 
700 1 # |a Taskin, Baris.  |e editor. 
700 1 # |a Friedman, Eby G.  |e editor. 
710 2 # |a SpringerLink (Online service) 
773 0 # |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9780387710556 
856 4 0 |u https://ezaccess.library.uitm.edu.my/login?url=http://dx.doi.org/10.1007/978-0-387-71056-3 
912 # # |a ZDB-2-ENG 
950 # # |a Engineering (Springer-11647)