|
|
|
|
| LEADER |
03551nam a2200649 a 4500 |
| 001 |
3326 |
| 005 |
20081110172451.0 |
| 006 |
m||||e|||d|||||||| |
| 007 |
cr an |||m|||a |
| 008 |
081017s2007 caua fsb 000 0 eng d |
| 020 |
# |
# |
|a 9781598291230 (electronic bk.)
|
| 020 |
# |
# |
|a 1598291238 (electronic bk.)
|
| 020 |
# |
# |
|a 9781598291124 (pbk.)
|
| 020 |
# |
# |
|a 159829122x (pbk.)
|
| 024 |
7 |
# |
|a 10.2200/S00093ED1V01Y200707CAC003
|2 doi
|
| 035 |
# |
# |
|a 182519248 (OCLC)
|
| 035 |
# |
# |
|a (CaBNvSL)gtp00531516
|
| 040 |
# |
# |
|a CaBNvSL
|c CaBNvSL
|d CaBNvSL
|
| 050 |
# |
4 |
|a QA76.58.
|b .O583 2007
|
| 082 |
0 |
4 |
|a 004.35
|2 22
|
| 100 |
1 |
# |
|a Olukotun, Kunle.
|
| 245 |
1 |
0 |
|a Chip multiprocessor architecture
|b techiniques to improve throughput and latency /
|c Kunle Olukotun, Lance Hammond, and James Laudon.
|h [electronic resource] :
|
| 250 |
# |
# |
|a 1st ed.
|
| 260 |
# |
# |
|a San Rafael, Calif (1537 Fourth Street, San Rafael, CA 94901 USA) :
|b Morgan & Claypool Publishers,
|c 2007.
|
| 300 |
# |
# |
|a 1 electronic text (viii, 145 p. : ill.) :
|b digital file.
|
| 490 |
1 |
# |
|a Synthesis lectures on computer architecture,
|v #3
|x 1935-3243 ;
|
| 500 |
# |
# |
|a Part of: Synthesis digital library of engineering and computer science.
|
| 500 |
# |
# |
|a Title from PDF t.p. (viewed on Nov. 7, 2008).
|
| 500 |
# |
# |
|a Series from website.
|
| 504 |
# |
# |
|a Includes bibliographical references.
|
| 505 |
0 |
# |
|a The case for CMPs -- Improving throughput -- Improving latency automatically -- Improving latency using manual parallel programming -- A multicore world: The future of CMPs.
|
| 506 |
# |
# |
|a Abstract freely available; full-text restricted to subscribers or individual document purchasers.
|
| 510 |
0 |
# |
|a Compendex
|
| 510 |
0 |
# |
|a INSPEC
|
| 510 |
0 |
# |
|a Google scholar
|
| 510 |
0 |
# |
|a Google book search
|
| 520 |
# |
# |
|a Chip multiprocessors - also called multi-core microprocessors or CMPs for short - are now the only way to build high-performance microprocessors, for a variety of reasons. Large uniprocessors are no longer scaling in performance, because it is only possible to extract a limited amount of parallelism from a typical instruction stream using conventional superscalar instruction issue techniques. In addition, one cannot simply ratchet up the clock speed on today's processors, or the power dissipation will become prohibitive in all but water-cooled systems. Compounding these problems is the simple fact that with the immense numbers of transistors available on today's microprocessor chips, it is too costly to design and debug ever-larger processors every year or two.
|
| 530 |
# |
# |
|a Also available in print.
|
| 538 |
# |
# |
|a Mode of access: World Wide Web.
|
| 538 |
# |
# |
|a System requirements: Adobe Acrobat Reader.
|
| 650 |
# |
0 |
|a Parallel processing (Electronic computers)
|
| 650 |
# |
0 |
|a High performance processors.
|
| 650 |
# |
0 |
|a Computer architecture.
|
| 690 |
# |
# |
|a Chip multiprocessors (CMPs)
|
| 690 |
# |
# |
|a Multi-core microprocessors.
|
| 690 |
# |
# |
|a Parallel processing.
|
| 690 |
# |
# |
|a Throughput sensitive applications.
|
| 690 |
# |
# |
|a Latency-sensitive applications.
|
| 690 |
# |
# |
|a SPEC benchmarks.
|
| 690 |
# |
# |
|a Java applications.
|
| 690 |
# |
# |
|a JRPM virtual machine.
|
| 690 |
# |
# |
|a Transactional memory.
|
| 700 |
1 |
# |
|a Hammond, Lance.
|
| 700 |
1 |
# |
|a Laudon, James.
|
| 730 |
0 |
# |
|a Synthesis digital library of engineering and computer science.
|
| 830 |
# |
0 |
|a Synthesis lectures on computer architecture (Online) ;
|v #3.
|
| 856 |
4 |
2 |
|u https://ezaccess.library.uitm.edu.my/login?url=http://dx.doi.org/10.2200/S00093ED1V01Y200707CAC003
|3 Abstract with links to full text
|