Networks on Chip

As the number of processor cores and IP blocks integrated on a single chip is steadily growing, a systematic approach to design the communication infrastructure becomes necessary. Different variants of packed switched on-chip networks have been proposed by several groups during the past two years. T...

Full description

Bibliographic Details
Corporate Author: SpringerLink (Online service)
Other Authors: Jantsch, Axel. (Editor), Tenhunen, Hannu. (Editor)
Format: Electronic
Language:English
Published: Boston, MA : Springer US, 2003.
Subjects:
Online Access:View fulltext via EzAccess
LEADER 03569nam a22005415i 4500
001 23372
003 DE-He213
005 20151204182446.0
007 cr nn 008mamaa
008 100301s2003 xxu| s |||| 0|eng d
020 # # |a 9780306487279  |9 978-0-306-48727-9 
024 7 # |a 10.1007/b105353  |2 doi 
050 # 4 |a QA76.9.A73 
050 # 4 |a QA76.9.S88 
072 # 7 |a UYD  |2 bicssc 
072 # 7 |a COM032000  |2 bisacsh 
072 # 7 |a COM067000  |2 bisacsh 
082 0 4 |a 003.3  |2 23 
245 1 0 |a Networks on Chip  |c edited by Axel Jantsch, Hannu Tenhunen.  |h [electronic resource] / 
264 # 1 |a Boston, MA :  |b Springer US,  |c 2003. 
300 # # |a VIII, 303 p.  |b online resource. 
336 # # |a text  |b txt  |2 rdacontent 
337 # # |a computer  |b c  |2 rdamedia 
338 # # |a online resource  |b cr  |2 rdacarrier 
347 # # |a text file  |b PDF  |2 rda 
505 0 # |a System Design and Methodology -- Will Networks on Chip Close the Productivity Gap? -- A Design Methodology for NOC-Based Systems -- Mapping Concurrent Applications onto Architectural Platforms -- Guaranteeing the Quality of Services in Networks on Chip -- Hardware and Basic Infrastructure -- On Packet Switched Networks for On-Chip Communication -- Energy-Reliability trade-Off for NoCs -- Testing Strategies for Networks on Chip -- Clocking Strategies for Networks-on-Chip -- A Parallel Computer as a NOC Region -- An IP-Based On-Chip Packet-Switched Network -- Software and Application Interfaces -- Beyond the Von Neumann Machine -- NoC Application Programming Interfaces -- Multi-Level Software Validation for NoC -- Software for Multiprocessor Networks on Chip. 
520 # # |a As the number of processor cores and IP blocks integrated on a single chip is steadily growing, a systematic approach to design the communication infrastructure becomes necessary. Different variants of packed switched on-chip networks have been proposed by several groups during the past two years. This book summarizes the state of the art of these efforts and discusses the major issues from the physical integration to architecture to operating systems and application interfaces. It also provides a guideline and vision about the direction this field is moving to. Moreover, the book outlines the consequences of adopting design platforms based on packet switched network. The consequences may in fact be far reaching because many of the topics of distributed systems, distributed real-time systems, fault tolerant systems, parallel computer architecture, parallel programming as well as traditional system-on-chip issues will appear relevant but within the constraints of a single chip VLSI implementation. 
650 # 0 |a Computer science. 
650 # 0 |a Microprocessors. 
650 # 0 |a Special purpose computers. 
650 # 0 |a Architecture, Computer. 
650 # 0 |a Operating systems (Computers). 
650 # 0 |a Computer-aided engineering. 
650 1 4 |a Computer Science. 
650 2 4 |a Computer System Implementation. 
650 2 4 |a Processor Architectures. 
650 2 4 |a Computer-Aided Engineering (CAD, CAE) and Design. 
650 2 4 |a Operating Systems. 
650 2 4 |a Special Purpose and Application-Based Systems. 
700 1 # |a Jantsch, Axel.  |e editor. 
700 1 # |a Tenhunen, Hannu.  |e editor. 
710 2 # |a SpringerLink (Online service) 
773 0 # |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9781402073922 
856 4 0 |u https://ezaccess.library.uitm.edu.my/login?url=http://dx.doi.org/10.1007/b105353  |z View fulltext via EzAccess 
912 # # |a ZDB-2-SCS 
912 # # |a ZDB-2-BAE 
950 # # |a Computer Science (Springer-11645)