The Verillog℗ʼ Hardware Description Language

xv From the Old to the New xvii Acknowledgments xxi 1 Verilog Ớ<U+001c> A Tutorial Introduction 1 Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 11 Behavioral Modeling of Combinational Circ...

Full description

Bibliographic Details
Main Authors: Thomas, Donald E. (Author), Moorby, Philip R. (Author)
Corporate Author: SpringerLink (Online service)
Format: Electronic
Language:English
Published: Boston, MA : Springer US, 2002.
Edition:Fifth Edition.
Subjects:
Online Access:View fulltext via EzAccess
LEADER 02703nam a22005655i 4500
001 23046
003 DE-He213
005 20151204161832.0
007 cr nn 008mamaa
008 100301s2002 xxu| s |||| 0|eng d
020 # # |a 9780306476662  |9 978-0-306-47666-2 
024 7 # |a 10.1007/b116662  |2 doi 
050 # 4 |a TK7888.4 
072 # 7 |a TJFC  |2 bicssc 
072 # 7 |a TEC008010  |2 bisacsh 
082 0 4 |a 621.3815  |2 23 
100 1 # |a Thomas, Donald E.  |e author. 
245 1 4 |a The Verillog℗ʼ Hardware Description Language  |c by Donald E. Thomas, Philip R. Moorby.  |h [electronic resource] / 
250 # # |a Fifth Edition. 
264 # 1 |a Boston, MA :  |b Springer US,  |c 2002. 
300 # # |a XXII, 382 p.  |b online resource. 
336 # # |a text  |b txt  |2 rdacontent 
337 # # |a computer  |b c  |2 rdamedia 
338 # # |a online resource  |b cr  |2 rdacarrier 
347 # # |a text file  |b PDF  |2 rda 
505 0 # |a Verilog Ớ A Tutorial Introduction -- Logic Synthesis -- Behavioral Modeling -- Concurrent Processes -- Module Hierarchy -- Logic Level Modeling -- Cycle-Accurate Specification -- Advanced Timing -- User-Defined Primitives -- Switch Level Modeling -- Projects. 
520 # # |a xv From the Old to the New xvii Acknowledgments xxi 1 Verilog Ớ<U+001c> A Tutorial Introduction 1 Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 11 Behavioral Modeling of Combinational Circuits Procedural Models 12 Rules for Synthesizing Combinational Circuits 13 14 Procedural Modeling of Clocked Sequential Circuits Modeling Finite State Machines 15 Rules for Synthesizing Sequential Systems 18 Non-Blocking Assignment (". 
650 # 0 |a Engineering. 
650 # 0 |a Programming languages (Electronic computers). 
650 # 0 |a Computers. 
650 # 0 |a Computer-aided engineering. 
650 # 0 |a Electrical engineering. 
650 # 0 |a Electronics. 
650 # 0 |a Microelectronics. 
650 # 0 |a Electronic circuits. 
650 1 4 |a Engineering. 
650 2 4 |a Circuits and Systems. 
650 2 4 |a Programming Languages, Compilers, Interpreters. 
650 2 4 |a Theory of Computation. 
650 2 4 |a Computer-Aided Engineering (CAD, CAE) and Design. 
650 2 4 |a Electronics and Microelectronics, Instrumentation. 
650 2 4 |a Electrical Engineering. 
700 1 # |a Moorby, Philip R.  |e author. 
710 2 # |a SpringerLink (Online service) 
773 0 # |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9781402070891 
856 4 0 |u https://ezaccess.library.uitm.edu.my/login?url=http://dx.doi.org/10.1007/b116662  |z View fulltext via EzAccess 
912 # # |a ZDB-2-ENG 
912 # # |a ZDB-2-BAE 
950 # # |a Engineering (Springer-11647)