The Verillog℗ʼ Hardware Description Language
xv From the Old to the New xvii Acknowledgments xxi 1 Verilog Ớ<U+001c> A Tutorial Introduction 1 Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 11 Behavioral Modeling of Combinational Circ...
| Main Authors: | , |
|---|---|
| Corporate Author: | |
| Format: | Electronic |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2002.
|
| Edition: | Fifth Edition. |
| Subjects: | |
| Online Access: | View fulltext via EzAccess |
| Summary: | xv From the Old to the New xvii Acknowledgments xxi 1 Verilog Ớ<U+001c> A Tutorial Introduction 1 Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 11 Behavioral Modeling of Combinational Circuits Procedural Models 12 Rules for Synthesizing Combinational Circuits 13 14 Procedural Modeling of Clocked Sequential Circuits Modeling Finite State Machines 15 Rules for Synthesizing Sequential Systems 18 Non-Blocking Assignment (". |
|---|---|
| Physical Description: | XXII, 382 p. online resource. |
| ISBN: | 9780306476662 |