Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications

Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications Gaurav Singh Sandeep K. Shukla This book introduces novel techniques for generating low-power hardware from a high-level description of a design in terms of Concurrent Action-Oriented Specifications (CAOS). It also describes...

Full description

Bibliographic Details
Main Authors: Singh, Gaurav. (Author), Shukla, Sandeep K. (Author)
Corporate Author: SpringerLink (Online service)
Format: Electronic
Language:English
Published: New York, NY : Springer New York, 2010.
Subjects:
Online Access:https://ezaccess.library.uitm.edu.my/login?url=http://dx.doi.org/10.1007/978-1-4419-6481-6
LEADER 02735nam a22004335i 4500
001 9169
003 DE-He213
005 20130725201037.0
007 cr nn 008mamaa
008 100726s2010 xxu| s |||| 0|eng d
020 # # |a 9781441964816  |9 978-1-4419-6481-6 
024 7 # |a 10.1007/978-1-4419-6481-6  |2 doi 
050 # 4 |a TK7888.4 
072 # 7 |a TJFC  |2 bicssc 
072 # 7 |a TEC008010  |2 bisacsh 
082 0 4 |a 621.3815  |2 23 
100 1 # |a Singh, Gaurav.  |e author. 
245 1 0 |a Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications  |c by Gaurav Singh, Sandeep K. Shukla.  |h [electronic resource] / 
264 # 1 |a New York, NY :  |b Springer New York,  |c 2010. 
300 # # |a X, 240p. 200 illus., 100 illus. in color.  |b online resource. 
336 # # |a text  |b txt  |2 rdacontent 
337 # # |a computer  |b c  |2 rdamedia 
338 # # |a online resource  |b cr  |2 rdacarrier 
347 # # |a text file  |b PDF  |2 rda 
520 # # |a Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications Gaurav Singh Sandeep K. Shukla This book introduces novel techniques for generating low-power hardware from a high-level description of a design in terms of Concurrent Action-Oriented Specifications (CAOS). It also describes novel techniques for formal verification of such designs. It will provide the readers with definitions of various power optimization and formal verification problems related to CAOS-based synthesis, necessary background concepts, techniques to generate hardware according to the design s power requirements, and detailed experimental results obtained by applying the techniques introduced on realistic hardware designs. "Presents detailed analysis of various power optimization problems associated with high-level synthesis, as well as novel techniques for reducing power consumption of hardware designs at a higher level of abstraction; "Discusses various formal verification issues associated with synthesizing different possible versions of a hardware design (differing in their latency, area, and/or power consumption); "Includes detailed experimental results obtained by applying the techniques introduced on benchmark hardware designs. 
650 # 0 |a Engineering. 
650 # 0 |a Computer aided design. 
650 # 0 |a Systems engineering. 
650 1 4 |a Engineering. 
650 2 4 |a Circuits and Systems. 
650 2 4 |a Computer-Aided Engineering (CAD, CAE) and Design. 
700 1 # |a Shukla, Sandeep K.  |e author. 
710 2 # |a SpringerLink (Online service) 
773 0 # |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9781441964809 
856 4 0 |u https://ezaccess.library.uitm.edu.my/login?url=http://dx.doi.org/10.1007/978-1-4419-6481-6 
912 # # |a ZDB-2-ENG 
950 # # |a Engineering (Springer-11647)