|
|
|
|
LEADER |
03556nam a22004455i 4500 |
001 |
9114 |
003 |
DE-He213 |
005 |
20130727082735.0 |
007 |
cr nn 008mamaa |
008 |
130531s2010 xxu| s |||| 0|eng d |
020 |
# |
# |
|a 9781441961754
|9 978-1-4419-6175-4
|
024 |
7 |
# |
|a 10.1007/978-1-4419-6175-4
|2 doi
|
050 |
# |
4 |
|a TK7888.4
|
072 |
# |
7 |
|a TJFC
|2 bicssc
|
072 |
# |
7 |
|a TEC008010
|2 bisacsh
|
082 |
0 |
4 |
|a 621.3815
|2 23
|
100 |
1 |
# |
|a Leupers, Rainer.
|e editor.
|
245 |
1 |
0 |
|a Processor and System-on-Chip Simulation
|c edited by Rainer Leupers, Olivier Temam.
|h [electronic resource] /
|
264 |
# |
1 |
|a Boston, MA :
|b Springer US :
|b Imprint: Springer,
|c 2010.
|
300 |
# |
# |
|a XIII, 345p. 100 illus.
|b online resource.
|
336 |
# |
# |
|a text
|b txt
|2 rdacontent
|
337 |
# |
# |
|a computer
|b c
|2 rdamedia
|
338 |
# |
# |
|a online resource
|b cr
|2 rdacarrier
|
347 |
# |
# |
|a text file
|b PDF
|2 rda
|
505 |
0 |
# |
|a Introduction -- Fast instruction-accurate and cycle-accurate processor simulation -- MPSoC exploration and early SW performance estimation -- Hybrid simulation -- Sampling/statistical simulation -- Simulator parallelization -- Automatic simulator generation from architecture models -- High-level simulation/modeling languages -- Bus/Network-on-chip (NoC) simulation -- Power simulation -- Cache simulation -- MPSoC platform architecture verification -- Full system simulators -- Simulation of parallel architectures -- Simulation of data centers- Virtual platform technology -- Virtual platform use cases -- Automatic design-space exploration.
|
520 |
# |
# |
|a Processor and System-on-Chip Simulation Edited by: Rainer Leupers Olivier Temam The current trend from monolithic processors to multicore and multiprocessor systems on chips (MPSoC) with tens of cores and gigascale integration makes hardware architecture and software design more and more complex and costly. Therefore, simulation technology has become an extremely important pre-silicon verification and optimization vehicle. Simulation of computer architectures has made rapid progress recently. The primary application areas are hardware/software performance estimation and optimization, as well as functional and timing verification. Recent, innovative technologies, such as retargetable simulator generation, dynamic binary translation and sampling simulation have enabled widespread use of processor and system-on-chip (SoC) simulation tools in the semiconductor and embedded system industries. This book presents and discusses the principle technologies and state-of-the-art in high-level architecture software simulation, both at the processor and the system-on-chip level. " Presents state-of-the-art and future trends in processor and SoC simulation; " Demonstrates how simulation helps to boost hardware and software design productivity; " Addresses simulation requirements and technologies in the multicore context; " Covers system aspects, such as virtual platforms, bus simulation, caches, power, and design space exploration.
|
650 |
# |
0 |
|a Engineering.
|
650 |
# |
0 |
|a Computer aided design.
|
650 |
# |
0 |
|a Systems engineering.
|
650 |
1 |
4 |
|a Engineering.
|
650 |
2 |
4 |
|a Circuits and Systems.
|
650 |
2 |
4 |
|a Computer-Aided Engineering (CAD, CAE) and Design.
|
700 |
1 |
# |
|a Temam, Olivier.
|e editor.
|
710 |
2 |
# |
|a SpringerLink (Online service)
|
773 |
0 |
# |
|t Springer eBooks
|
776 |
0 |
8 |
|i Printed edition:
|z 9781441961747
|
856 |
4 |
0 |
|u https://ezaccess.library.uitm.edu.my/login?url=http://dx.doi.org/10.1007/978-1-4419-6175-4
|
912 |
# |
# |
|a ZDB-2-ENG
|
950 |
# |
# |
|a Engineering (Springer-11647)
|