|
|
|
|
LEADER |
03369nam a22004935i 4500 |
001 |
8218 |
003 |
DE-He213 |
005 |
20130725192306.0 |
007 |
cr nn 008mamaa |
008 |
100301s2009 ne | s |||| 0|eng d |
020 |
# |
# |
|a 9789048129065
|9 978-90-481-2906-5
|
024 |
7 |
# |
|a 10.1007/978-90-481-2906-5
|2 doi
|
050 |
# |
4 |
|a TK7888.4
|
072 |
# |
7 |
|a TJFC
|2 bicssc
|
072 |
# |
7 |
|a TEC008010
|2 bisacsh
|
082 |
0 |
4 |
|a 621.3815
|2 23
|
100 |
1 |
# |
|a McConaghy, Trent.
|e author.
|
245 |
1 |
0 |
|a Variation-Aware Analog Structural Synthesis
|c by Trent McConaghy, Pieter Palmers, Peng Gao, Michiel Steyaert, Georges Gielen.
|h [electronic resource] /
|
264 |
# |
1 |
|a Dordrecht :
|b Springer Netherlands,
|c 2009.
|
300 |
# |
# |
|b online resource.
|
336 |
# |
# |
|a text
|b txt
|2 rdacontent
|
337 |
# |
# |
|a computer
|b c
|2 rdamedia
|
338 |
# |
# |
|a online resource
|b cr
|2 rdacarrier
|
347 |
# |
# |
|a text file
|b PDF
|2 rda
|
490 |
1 |
# |
|a Analog Circuits and Signal Processing
|
520 |
# |
# |
|a Variation-Aware Analog Structural Synthesis describes computational intelligence-based tools for robust design of analog circuits. It starts with global variation-aware sizing and knowledge extraction, and progressively extends to variation-aware topology design. The computational intelligence techniques developed in this book generalize beyond analog CAD, to domains such as robotics, financial engineering, automotive design, and more. The tools are for: Globally-reliable variation-aware automated sizing via SANGRIA, leveraging structural homotopy and response surface modeling. Template-free symbolic models via CAFFEINE canonical form functions, for greater insight into the relationship between design/process variables and circuit performance/robustness. Topology selection and topology synthesis via MOJITO. 30 well-known analog building blocks are hierarchically combined, leading to >100,000 different possible topologies which are all trustworthy by construction. MOJITO does multi-objective genetic programming-based search across these topologies with SPICE accuracy, to return a set of sized topologies on the optimal performance/yield tradeoff curve. Nonlinear sensitivity analysis, topology decision trees, and analytical tradeoffs. With a data-mining perspective on Pareto-optimal topologies, this book shows how to do global nonlinear sensitivity analysis on topology and sizing variables, automatically extract a specs-to-topology decision tree, and determine analytical expressions of performance tradeoffs. Novel topology design. The MOJITO-N and ISCLEs tools generate novel yet trustworthy topologies; including boosting digitally-sized circuits for analog functionality.
|
650 |
# |
0 |
|a Engineering.
|
650 |
# |
0 |
|a Electronic data processing.
|
650 |
# |
0 |
|a Systems engineering.
|
650 |
1 |
4 |
|a Engineering.
|
650 |
2 |
4 |
|a Circuits and Systems.
|
650 |
2 |
4 |
|a Computing Methodologies.
|
700 |
1 |
# |
|a Palmers, Pieter.
|e author.
|
700 |
1 |
# |
|a Gao, Peng.
|e author.
|
700 |
1 |
# |
|a Steyaert, Michiel.
|e author.
|
700 |
1 |
# |
|a Gielen, Georges.
|e author.
|
710 |
2 |
# |
|a SpringerLink (Online service)
|
773 |
0 |
# |
|t Springer eBooks
|
776 |
0 |
8 |
|i Printed edition:
|z 9789048129058
|
830 |
# |
0 |
|a Analog Circuits and Signal Processing
|
856 |
4 |
0 |
|u https://ezaccess.library.uitm.edu.my/login?url=http://dx.doi.org/10.1007/978-90-481-2906-5
|
912 |
# |
# |
|a ZDB-2-ENG
|
950 |
# |
# |
|a Engineering (Springer-11647)
|