|
|
|
|
LEADER |
02932nam a22005415i 4500 |
001 |
6805 |
003 |
DE-He213 |
005 |
20130725190926.0 |
007 |
cr nn 008mamaa |
008 |
100301s2009 gw | s |||| 0|eng d |
020 |
# |
# |
|a 9783540959489
|9 978-3-540-95948-9
|
024 |
7 |
# |
|a 10.1007/978-3-540-95948-9
|2 doi
|
050 |
# |
4 |
|a QA76.9.L63
|
072 |
# |
7 |
|a UYF
|2 bicssc
|
072 |
# |
7 |
|a COM036000
|2 bisacsh
|
082 |
0 |
4 |
|a 621.395
|2 23
|
100 |
1 |
# |
|a Svensson, Lars.
|e editor.
|
245 |
1 |
0 |
|a Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
|b 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008. Revised Selected Papers /
|c edited by Lars Svensson, Jos ̌Monteiro.
|h [electronic resource] :
|
264 |
# |
1 |
|a Berlin, Heidelberg :
|b Springer Berlin Heidelberg,
|c 2009.
|
300 |
# |
# |
|b online resource.
|
336 |
# |
# |
|a text
|b txt
|2 rdacontent
|
337 |
# |
# |
|a computer
|b c
|2 rdamedia
|
338 |
# |
# |
|a online resource
|b cr
|2 rdacarrier
|
347 |
# |
# |
|a text file
|b PDF
|2 rda
|
490 |
1 |
# |
|a Lecture Notes in Computer Science,
|v 5349
|x 0302-9743 ;
|
520 |
# |
# |
|a This book constitutes the thoroughly refereed post-conference proceedings of 18th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2008, featuring Integrated Circuit and System Design, held in Lisbon, Portugal during September 10-12, 2008. The 31 revised full papers and 10 revised poster papers presented together with 3 invited talks and 4 papers from a special session on reconfigurable architectures were carefully reviewed and selected from numerous submissions. The papers are organized in topical sections on low-leakage and subthreshold circuits, low-power methods and models, arithmetic and memories, variability and statistical timing, synchronization and interconnect, power supplies and switching noise, low-power circuits; reconfigurable architectures, circuits and methods, power and delay modeling, as well as power optimizations addressing reconfigurable architectures.
|
650 |
# |
0 |
|a Computer science.
|
650 |
# |
0 |
|a Memory management (Computer science).
|
650 |
# |
0 |
|a Logic design.
|
650 |
# |
0 |
|a Computer system performance.
|
650 |
# |
0 |
|a Systems engineering.
|
650 |
1 |
4 |
|a Computer Science.
|
650 |
2 |
4 |
|a Logic Design.
|
650 |
2 |
4 |
|a Processor Architectures.
|
650 |
2 |
4 |
|a System Performance and Evaluation.
|
650 |
2 |
4 |
|a Arithmetic and Logic Structures.
|
650 |
2 |
4 |
|a Memory Structures.
|
650 |
2 |
4 |
|a Circuits and Systems.
|
700 |
1 |
# |
|a Monteiro, Jos.̌
|e editor.
|
710 |
2 |
# |
|a SpringerLink (Online service)
|
773 |
0 |
# |
|t Springer eBooks
|
776 |
0 |
8 |
|i Printed edition:
|z 9783540959472
|
830 |
# |
0 |
|a Lecture Notes in Computer Science,
|v 5349
|x 0302-9743 ;
|
856 |
4 |
0 |
|u https://ezaccess.library.uitm.edu.my/login?url=http://dx.doi.org/10.1007/978-3-540-95948-9
|
912 |
# |
# |
|a ZDB-2-SCS
|
912 |
# |
# |
|a ZDB-2-LNC
|
950 |
# |
# |
|a Computer Science (Springer-11645)
|