Offset Reduction Techniques in Highspeed Analog-To-Digital Converters Analysis, Design and Tradeoffs /

Offset Reduction Techniques in High-Speed Analog-to-Digital Converters analyzes, describes the design, and presents test results of Analog-to-Digital Converters (ADCs) employing the three main high-speed architectures: flash, two-step flash and folding and interpolation. The advantages and limitatio...

Full description

Bibliographic Details
Main Authors: Figueiredo, Pedro M. (Author), Vital, Joô C. (Author)
Corporate Author: SpringerLink (Online service)
Format: Electronic
Language:English
Published: Dordrecht : Springer Netherlands, 2009.
Series:Analog Circuits and Signal Processing Series
Subjects:
Online Access:https://ezaccess.library.uitm.edu.my/login?url=http://dx.doi.org/10.1007/978-1-4020-9716-4