Boundary-Scan Interconnect Diagnosis

Boundary-Scan Interconnect Diagnosis explains how to synthesize digital diagnostic sequences for wire interconnects using boundary-scan, and how to assess the quality of those sequences. Its importance has to do with designing complex electronic systems using pre-designed intellectual property (IP)...

Full description

Bibliographic Details
Main Authors: Sousa, José T. de. (Author), Cheung, Peter Y. K. (Author)
Corporate Author: SpringerLink (Online service)
Format: Electronic
Language:English
Published: Boston, MA : Springer US, 2001.
Series:Frontiers in Electronic Testing, 18
Subjects:
Online Access:View fulltext via EzAccess
LEADER 03056nam a22004695i 4500
001 23149
003 DE-He213
005 20151204154615.0
007 cr nn 008mamaa
008 100301s2001 xxu| s |||| 0|eng d
020 # # |a 9780306479755  |9 978-0-306-47975-5 
024 7 # |a 10.1007/b100750  |2 doi 
050 # 4 |a TK7888.4 
072 # 7 |a TJFC  |2 bicssc 
072 # 7 |a TEC008010  |2 bisacsh 
082 0 4 |a 621.3815  |2 23 
100 1 # |a Sousa, José T. de.  |e author. 
245 1 0 |a Boundary-Scan Interconnect Diagnosis  |c by José T. de Sousa, Peter Y. K. Cheung.  |h [electronic resource] / 
264 # 1 |a Boston, MA :  |b Springer US,  |c 2001. 
300 # # |a XXI, 168 p.  |b online resource. 
336 # # |a text  |b txt  |2 rdacontent 
337 # # |a computer  |b c  |2 rdamedia 
338 # # |a online resource  |b cr  |2 rdacarrier 
347 # # |a text file  |b PDF  |2 rda 
490 1 # |a Frontiers in Electronic Testing,  |v 18  |x 0929-1296 ; 
505 0 # |a Interconnect Circuit and Fault Models -- Behavioral Interconnect Diagnosis -- Structural Interconnect Diagnosis -- Diagnostic Resolution Assessment -- Experimental Results -- Conclusion. 
520 # # |a Boundary-Scan Interconnect Diagnosis explains how to synthesize digital diagnostic sequences for wire interconnects using boundary-scan, and how to assess the quality of those sequences. Its importance has to do with designing complex electronic systems using pre-designed intellectual property (IP) cores, which is becoming increasingly popular nowadays. Since tests for pre-designed cores can be supplied with the cores themselves, the only additional tests that need to be developed to test and diagnose the entire system are those for wire interconnects between the cores. Besides the trivial solutions that are often used to solve this problem, there are many more methods that enable significant optimizations of test vector length and/or diagnostic resolution. The book surveys all existing methods of this kind and proposes new ones. In the new approach circuit and interconnect faults are carefully modeled, and graph techniques are applied to solve the problem. The original feature of the new method is the fact that it can be adjusted to provide shorter test sequences and/or greater diagnostic resolution. The effectiveness of existing and proposed methods is then evaluated using real electronic assemblies and published statistical data for an actual manufacturing process from HP. 
650 # 0 |a Engineering. 
650 # 0 |a Electrical engineering. 
650 # 0 |a Electronic circuits. 
650 1 4 |a Engineering. 
650 2 4 |a Circuits and Systems. 
650 2 4 |a Electrical Engineering. 
700 1 # |a Cheung, Peter Y. K.  |e author. 
710 2 # |a SpringerLink (Online service) 
773 0 # |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9780792373148 
830 # 0 |a Frontiers in Electronic Testing,  |v 18  |x 0929-1296 ; 
856 4 0 |u https://ezaccess.library.uitm.edu.my/login?url=http://dx.doi.org/10.1007/b100750  |z View fulltext via EzAccess 
912 # # |a ZDB-2-ENG 
912 # # |a ZDB-2-BAE 
950 # # |a Engineering (Springer-11647)