Principles of Verifiable RTL Design A functional coding style supporting verification processes in Verilog /
System designers, computer scientists and engineers have c- tinuously invented and employed notations for modeling, speci- ing, simulating, documenting, communicating, teaching, verifying and controlling the designs of digital systems. Initially these s- tems were represented via electronic and fabr...
| Main Authors: | , |
|---|---|
| Corporate Author: | |
| Format: | Electronic |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2001.
|
| Edition: | Second Edition. |
| Subjects: | |
| Online Access: | View fulltext via EzAccess |