SOI Circuit Design Concepts
Market demand for microprocessor performance has motivated continued scaling of CMOS through a succession of lithography generations. Quantum mechanical limitations to continued scaling are becoming readily apparent. Partially Depleted Silicon-on-Insulator (PD-SOI) technology is emerging as a promis...
Main Authors: | , |
---|---|
Corporate Author: | |
Format: | Electronic |
Language: | English |
Published: |
Boston, MA :
Springer US,
2000.
|
Subjects: | |
Online Access: | View fulltext via EzAccess |
Table of Contents:
- The Time for SOI
- SOI Device Structures
- SOI Device Electrical Properties
- Static Circuit Design Response
- Dynamic Circuit Design Considerations
- SRAM Cache Design Considerations
- Specialized Function Circuits in SOI
- Global Chip Design Considerations
- Future Oppurtunities in SOI.