Intelʼ Xeon Phi" Coprocessor Architecture and Tools The Guide for Application Developers /

Intelʼ Xeon Phi" Coprocessor Architecture and Tools: The Guide for Application Developers provides developers a comprehensive introduction and in-depth look at the Intel Xeon Phi coprocessor architecture and the corresponding parallel data structure tools and algorithms used in the various tech...

Full description

Bibliographic Details
Main Author: Rahman, Rezaur. (Author)
Corporate Author: SpringerLink (Online service)
Format: Electronic
Language:English
Published: Berkeley, CA : Apress : Imprint: Apress, 2013.
Subjects:
Online Access:https://ezaccess.library.uitm.edu.my/login?url=http://dx.doi.org/10.1007/978-1-4302-5927-5
LEADER 03140nam a22003855i 4500
001 12346
003 DE-He213
005 20131020035117.0
007 cr nn 008mamaa
008 130926s2013 xxu| s |||| 0|eng d
020 # # |a 9781430259275  |9 978-1-4302-5927-5 
024 7 # |a 10.1007/978-1-4302-5927-5  |2 doi 
050 # 4 |a QA75.5-76.95 
072 # 7 |a UY  |2 bicssc 
072 # 7 |a COM014000  |2 bisacsh 
082 0 4 |a 004  |2 23 
100 1 # |a Rahman, Rezaur.  |e author. 
245 1 0 |a Intelʼ Xeon Phi" Coprocessor Architecture and Tools  |b The Guide for Application Developers /  |c by Rezaur Rahman.  |h [electronic resource] : 
264 # 1 |a Berkeley, CA :  |b Apress :  |b Imprint: Apress,  |c 2013. 
300 # # |a 232 p.  |b online resource. 
336 # # |a text  |b txt  |2 rdacontent 
337 # # |a computer  |b c  |2 rdamedia 
338 # # |a online resource  |b cr  |2 rdacarrier 
347 # # |a text file  |b PDF  |2 rda 
520 # # |a Intelʼ Xeon Phi" Coprocessor Architecture and Tools: The Guide for Application Developers provides developers a comprehensive introduction and in-depth look at the Intel Xeon Phi coprocessor architecture and the corresponding parallel data structure tools and algorithms used in the various technical computing applications for which it is suitable. It also examines the source code-level optimizations that can be performed to exploit the powerful features of the processor. Xeon Phi is at the heart of world<U+0019>s fastest commercial supercomputer, which thanks to the massively parallel computing capabilities of Intel Xeon Phi processors coupled with Xeon Phi coprocessors attained 33.86 teraflops of benchmark performance in 2013. Extracting such stellar performance in real-world applications requires a sophisticated understanding of the complex interaction among hardware components, Xeon Phi cores, and the applications running on them. In this book, Rezaur Rahman, an Intel leader in the development of the Xeon Phi coprocessor and the optimization of its applications, presents and details all the features of Xeon Phi core design that are relevant to the practice of application developers, such as its vector units, hardware multithreading, cache hierarchy, and host-to-coprocessor communication channels. Building on this foundation, he shows developers how to solve real-world technical computing problems by selecting, deploying, and optimizing the available algorithms and data structure alternatives matching Xeon Phi<U+0019>s hardware characteristics. From Rahman<U+0019>s practical descriptions and extensive code examples, the reader will gain a working knowledge of the Xeon Phi vector instruction set and the Xeon Phi microarchitecture whereby cores execute 512-bit instruction streams in parallel. 
650 # 0 |a Computer science. 
650 1 4 |a Computer Science. 
650 2 4 |a Computer Science, general. 
710 2 # |a SpringerLink (Online service) 
773 0 # |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9781430259268 
856 4 0 |u https://ezaccess.library.uitm.edu.my/login?url=http://dx.doi.org/10.1007/978-1-4302-5927-5 
912 # # |a ZDB-2-CWD 
950 # # |a Professional and Applied Computing (Springer-12059)